We propose a new framework for assessing (1) the impact of process variation on circuit performance and product value, and (2) the respective returns on investment for alternative process improvements. Elements of OUT framework include accurate device models and circuit simulation, along with Monte-Carlo analyses, to estimate parametric yields. We evaluate the merits of taking into account such previously unconsidered phenomena as correlations among process parameters. We also evaluate the impact of process variation with'respect t o such relevant metrics as parametric yield at selling point, and amount of required design guardbanding.
A b s t r a c t
We propose a new framework for assessing (1) the impact of process variation on circuit performance and product value, and (2) the respective returns on investment for alternative process improvements. Elements of OUT framework include accurate device models and circuit simulation, along with Monte-Carlo analyses, to estimate parametric yields. We evaluate the merits of taking into account such previously unconsidered phenomena as correlations among process parameters. We also evaluate the impact of process variation with'respect t o such relevant metrics as parametric yield at selling point, and amount of required design guardbanding.
Our experimental results yield insights into the scaling of process variation impacts through the next two ITRS technology nodes.
I n t r o d u c t i o n
Aggressive technology scaling has introduced new variation sources and made process control more difficult. As a result, future technology nodes are expected t o see increased process variation and decreased predictability of nanometerscale circuit performance [l] . Despite the relaxation of some 30 tolerances, there are no known solutions for a number of near-term variability control requirements (according to the ITRS [l] ). Moreover, observation of key markets that drive the semiconductor industry reveals the potentially large impact of variability on the value of semiconductor products. Semiconductor enterprises must he cognizant of the different risks and €201 opportunities from, e.g., an extra increment of T , , or L. J J CD control, versus new design for value design technologies, versus revised performance targets for products, etc.' In this work, we describe key elements of a framework that will allow the semiconductor industry to assess impact of process variation on circuit performance, manufacturing cost, and product value in nanometer technologies (180nm through 70nm). O u r framework is built on accurate circuit design models, statistical models of procesi variation, a combination of circuit simulators and analytical performance models, and application of Monte Carlo analyses to estimate parametric yields. We evaluate the merits of taking into account previously unconsidered phenomena such a s correlations among process parameters. We also evaluate the impact of process variation with respect to such metrics as parametric yield at selling point, and 'This work was in part supported by Semiconductor Research COrpOratiO". amount of required design guardbanding. Key contributions of our work include: a self-consistent taxonomy of variations, focusing on both withiu-die and die-to-die process variation sources; accurate models of correlations of variation; realistic and quantified projection to future process nodes of the impact of variability on critical-path delays; and analysis of the sensitivity of performance variation to improved control of individual device parameters, measured by change in number of "sellable" chips produced and extent of guardhanding required to meet a given parametric yield target.
Our experimental results yield surprising insights into the scaling of process variation impacts through the next two ITRS technology nodes, as well as the prioritization of various areas for future technology investment. The latter type of contribution, even if not fully achieved by this initial work, is required for principled allocation of R&D resources among multiple semiconductor supplier industries to solve the variability problem (cf. "shared red bricks" [15])' .
The remainder of our paper is organized as follows. Section 2 presents a taxonomy of random process variations. Section 3 defines our simulation setup, including circuit models and variability distributions (as well as correlations) for device and interconnect parameters. Intrinsic variability can be further classified as either systematic or random.
-Systematic variation implies that changes in parameter values, such as Le,,, are due to known and predictable phenomena. This is the most significant limiter to performance in future processes [Z] [5] . Successful scaling of MOSFET technology to sub-100nm process geometries relies on compensation of systematic variation components at the design and reticle stages. We assume that such corrections to systematic process variation are applied. -Random variation is due to the inherent unpredictability of the semiconductor fabrication process. Fluctuations in channel doping, gate oxide thickness, and ILD permittivity are primarily due to random variation. As random phenomena cannot he compensated for and are difficult to minimize, this type of variability may eventually pose the most significant challenge to design of adequately yielding nanometer-scale MOSFET circuits.
Dynamic Vanation. In contrast to intrinsic variation, dynamic variation is due to factors such as temperature and supply voltage, which vary with the operation of the circuit. These phenomena, while possible to model during the design phase, are difficult to compensate for in that they are transient and not always present. Therefore, designers focus on minimizing the variation itself (e.g., re-designing the power distribution network to ensure no voltage drop greater than 5-10% of Vdd) rather than changing the circuit design itself. Our studies acknowledge dynamic variability in a similar fashion as other variations. We will see below that dynamic variation is a potentially very significant source of performance loss in future technology nodes.
Experimental Testbed and Methodology
In this section, we describe elements of our experimental testbed. The key components are . Corresponding parameters of NMOS and PMOS have a correlation coefficient of one, i.e., NMOS and PMOS in the same gate exhibit the same deviations from respective means.
Assuming a fixed wire pitch, wire spacing variation is the negative of wire width variation. Metal thickness (7') and underlying interlevel dielectric (ILD) thickness ( H ) are negatively correlated with a correlation coefficient of -0.5 (this value stems from the relationship of trench etch depth in damascene processes as well as chemical-mechanical polishing effects which act to reduce the correlation between T and H).
Spatially proximate devices and interconnections (e.g., in local stages) have similar variations.
I ,
We study a parameterized critical path, shown in Figure  1 , composed of n identical local stages and one long toplevel buffered global interconnect. The parameter n is set to 11 at the 180nm technology node and is reduced by one in each subsequent generation to reflect aggressive pipelining techniques and other micro-architectural advancements. In each local stage, a 2-input NAND gate drives a short local We model the spatial correlation among devices by incorporating a distance-dependent correlation parameter. This correlation decays linearly with distance to a value of zero (implying complete independence) over a length scale of lcm [6].
Our interconnect spatial correlation modeling is more involved. We divide the global line into 100pm segments. Interconnect parameters within each segment are perfcctly correlated. We assume that correlation between segments decays linearly with separation. At a certain distance, this correlation equals zero. For interconnect width and space, we take this separation distance to be 5mm for all the technology nodes while it is 2mm for metal thickness and ILD thickness. Numerous prior studies have investigated the concept of CMP planarization length; this relates to the distances over which features can be considered to be correlated due to pad deformation and other physical phenomena. This planarization length is typically found to he on the order of Zmm, motivating our choice of separation distance.
We assume parameter variations t o be normally distributed with mean and sigma values dcrived from [l] , [14] and industry sources. In [1], the allowed variability in physical gate length is fixed at 10%. The magnitude of the physical gate length is approximately half of the technology node, or the DRAM half-pitch. nanslating this uncertainty to effective channel length, which is also a fraction of physical gate length due to source-drain extension (SDE) underdiffusion, we expect a 30 for L,JJ of greater than 10%. In this work, w e a p p r o x i m a t e L ,~~ = O.GxL,h,,,,,i, leadingtoa3u process tolerance throughout the roadmap of 16.7%. Different approaches may he taken including an assumption that the SDE underdiffusion has a fundamental lower limit that pushes Le!, to he a smaller fraction of Lphysic.i. This will result in either (1) larger uncertainty in L,JJ or (2) less aggrcssive scaling of L,,hyricoi to compensate. Either of these alternatives can he readily investigated in our framework.
We perform circuit simulation with a distributedlumped RLC interconnect model and all correlations included. Figure 2 compares the delay distributions obtained using our Monte Carlo simulation methodology for ( 1 ) RC interconnect model with correlations, (2) RLC interconnect model without correlations and (3) RLC interconnect model with correlations. This demonstrates the effect of more accurate and detailed circuit modeling for purposes of eventual accurate assessment of variability impacts.
In contrast with the linear regression analysis used in [3] , our studies use a Monte Carlo (MC) approach with 5000 trials where the variation sources all vary simultaneously. Each model of process variability, at each technology node, gives rise to 5000 sets of random parameter values within the critical path model which we simulate using HSPICE. We then investigate the resulting delay distributions in the critical path model, in an attempt to gauge (1) the true impact of variability on circuit performance, and (2) the true value of developing, e.g., l n m better control on interconnect thicknesses.
4
To assess the impact of process variation on critical path delay we adopt two different metrics as outlined below.
1. Selling point parametric yield. We assume target parametric yield t o he 99.7%. This corresponds to mean+30 point on the delay distribution and is taken to be the selling point of the chip. We take the delay distributions for values drawn from Table l as the "baseline" results for all technologies. The selling point is calculated from the baseline distribution. The change in parametric yield at the selling point is then taken as a measure of impact of process variation.
2. Guardbanding Analysis. Guardbanding is the typical approach followed in industry t o account for variability. A larger guardband implies a more conservative design and hence is not preferred. The expected ("designed-for") value of performance is given I m p a c t on Future Circuit Performance Figure 3 : Effect of process control on required guardbanding to achieve 99.7% parametric yield. by the mean of the delay distribution. Thus, the difference between the selling point and the mean gives the amount of guardbanding required. I.e. ex-.pressed as a percentage gives the required guardbanding
We have conducted experiments that vary all parameters listed in Table 1 , but due to space constraints we report results only for V d d and L e f f ; these are two of the most significant contributors to process variation impact.
4.1
We simulate the critical path and measure delay with all the parameters varying with 30 and mean values as specified in Table 1 . This simulation result is taken as the "baseline" result for all the comparisons and analysis explained in the subsequent subsections. Figure 3 shows the baseline delay variation for the four technology nodes. The $ & value drops from 18.5% for the 180nm node to 13% for the 70nm node. As the MC-predicted performance-variation is not as severe as previously reported [a] , there may be some flexibility to tradeoff between process control and performance control, i.e., we can relax process control to reduce costs without substantial performance penalties.
Sensitivity Analysis
To determine how sensitive performance is to indiridual parameter tolerances, we changed the 0 values from those in Table 1~ power distribution network. To achieve this, a larger fraction of routing resources need to be allocated to power distribution, thus increasing the cost associated with reduced IR drop. In contrast, a fixed amount of routing resources for power supply could be used if performance sensitivity to V d d is low. Our results indicate that the latter is not feasible due to intense sensitivity of delay to V d d variation.
Distributing a reliable voltage supply can be addressed at both the design and process levels. For instance, for metal layers with a large fraction of routing allocated to the power grid, higher aspect ratio lines should be used than for signal routing layers since coupling capacitance is not an issue in power grid routing.
I m p a c t of Technology Roadmap Deceleration
In this subsection, we consider what happens when no further (beyond 180nm technology) investments are made in control of a given process parameter, while control of other parameters scales according to Table 1 . In other words, . . the absolute a value for the given parameter (here V u and L,JJ as examples) is kept constant at its 180nm technology node value. Figure 6 gives the "worst-case" impact of no further investments for control of a given parameter. Our results confirm the prevailing wisdom that sensitivity of performance to L,JJ variation is high. On the other hand L,ff control is very expensive and may not offer the best ROI, in terms of mctrics highlighted above, as process technology scales. It may be more cost-effective to tackle L.JJ variation from a design perspective rather than a process perspective; this is a major focus of our ongoing work.
Conclusions and Ongoing R e s e a r c h
In this paper, we have presented a new framework for assessing the impact of process variation on circuit performance, product value and return on investment on alternative process improvements. We apply new metrics such as guardbanding, and parametric yield at selling point. We have presented a self-consistent taxonomy of variations. We use accurate models of correlations and Monte Carlo techniques based on circuit simulation: Our main conclusions are as follows.
The impact of variability is decreasing whether measured as the amount of guardbanding required to circumvent it or the decrease in parametric yield that may need to be tolerated.
e There are both process and design implications of variability. Variability impact can be restricted by innovative design and this should hc preferred due to very costly nature of process improvement techniques.
8 Performance is very sensitive to L,JJ variation but the huge cost of L,JJ control motivates the need for design methods to contain the effect of its variation. Our results suggest the potential utility of Design for Value methodologies which take variability into account for design optimizations. For instance, one may argue in favour of selling point optimization rather than traditional nominal performance optimization. Also, we may have multiple selling points with some pre-specified value associated with each selling point. The total design value is then given by C v ( f ) * yield(f), for a given value function v of performance measure f , and given parametric yield distribution yield(f). Design for value seeks to find values of design parameters to maximize value, assuming normally distributed process parameters. Our ongoing work looks into possibilities of such probabilistic optimizations, and seeks t o quantify value associated with the process and the cost associated with process control. Finally, we are running more comprehensive experiments to assess sensitivity of our variability impact projections not only to additional process parameters but also t o factors such as values of spatial correlations.
